维普中文期刊产品整合服务
845篇 您的检索式:期刊名="Computer Design"
    题名 作者 年代 出处 被引量
1Characterization and testing of physical failures in MOS logic circuits显示文摘Banerjee P Abraham J 1984IEEE Design and Test of Computers1984,1,8:3
2A Model and Methodology for Hardware-software Codesign显示文摘Donald E T Jay K A Herman S 1993IEEE Design & Test of Computers1993,10,3:2
3Inductive fault analysis of MOS integrated circuits显示文摘Shen J Maly W Ferguson F 1985IEEE Design and Test of Computers1985,2,12:2
4lntra-Task Voltage Scheduling for Low-Energy Hard Real-Time Applieations显示文摘Shin D Kim J Lee S 2001IEEE Design and Test of Computers2001,18,2:1
5Fast template placement for reconfigurable computing systems显示文摘Bazargan K Kastner R Sarrafzadeh M 2000IEEE Design and Test of Computers2000,7,1:1
6Dynamic Power Management in wireless sensor networks显示文摘Sinha A Chandrakasan A Mic C 2001IEEE Design & Test of computers2001,18,2:1
7COSI: A Framework for the Design of Interconneetion Networks显示文摘Pinto A 2008Design & Test of Computers2008,25,5:1
8Xmas: quick formal modeling of communication fabrics to enable verification显示文摘CHATTERJEE S KISHINEVSKY M OGRAS U 2012Design Test of Computers IEEE2012,29,3:1
9Survey of test vector compression techniques显示文摘Touba N A 2006Design & Test of Computers2006,23,4:1
10Reverse engineering of geometric modelsan introduction显示文摘VARADY T MARTIN R R COX J 1997Comput Aidded Design1997,29,4:1
11The Thereal Network on Chip: Concepts, Architectures, and Implementations显示文摘Goossens K Dielissen J Radulescu A 2005IEEE Design and Test of Computers2005,22,5:1
12Survey of Test Vector Compression Techniques 显示文摘Touba N 2006IEEE Design & Test of Computers2006,23,4:1
13Compiler De sign Issues for Embedded Processors 显示文摘Leupers R 2002IEEE Design and Test of Computers2002,19,4:1
14Geometric constraint satisfaction using optimization methods显示文摘Ge J Chou S C Gao X 2000Compute Aided Design2000,31,14:1
15Study on kansei engineering and its application to product design 显示文摘YANG M JIA L 2009Computational Intelligence and Design2009,,12:1
16Guide surface based tool path generation in 3- axis mill: an extension of the guide plane method显示文摘Kim B H Choi B K 2000Compute Aided Design2000,32,3:1
17High-level modeling and design of asynchronous interface logic显示文摘A V Yakovlev A M Koelmans L Lavagno 1995IEEE Design and Test of Computers1995,1995,:1
18Dag-map: graph-based FPGA technology mapping for delay optimization 显示文摘Chen K C Cong J Ding Y 1992IEEE Design & Test of Computers1992,9,3:1
19Incremental verification with error detection, diagnosis, and visualization显示文摘CHANG K H PAPA D MARKOV I 2009Design Test of Computers IEEE2009,26,2:1
20Manufacture of a spur tooth gear in Ti-6A1-4V alloy by electrical dis- charge显示文摘Tal6n J L H Ortega J C C G6mez C L Comput er-Aided Design0,42,3:1
返回顶部 每页显示:
共43页 首页 上一页 第1页 下一页 末页 /43 跳转

网站首页 | 关于我们 | 联系我们 | 产品服务 | 客服中心 | 广告服务 | 版权声明 | 网站联盟 | 友情链接 | 售卡网点

版权所有© 渝B2-20050021-1 渝公网安备 50019002500403号 违法和不良信息举报中心

互联网出版许可证 新出网证(渝)字10号 全国400电话 - 免长途话费