维普期刊资源整合服务平台（V6.5）

36篇 您的检索式：作者名="SZPLET R"

选中清除导出查看参考文献查看引证文献引用追踪共2页首页上一页第1页下一页末页 /2 跳转

	题名	作者	年代	出处	被引量
1	Interpolating time counter with 100 ps resolution on a single FPGA device显示文摘	Szplet R Kalisz J Szymanowski R	2000	IEEE Trans-actions on Instrumentation and Measurement2000，49，4：	1
2	Interpolating time counter with 100 ps resolution on a single FPGA device 显示文摘	Szplet R Kalisz J Szymanowski R	2000	IEEE Transactions on Instrumentation and Measurement2000，49，4：	1
3	Interpolating time counter with 100ps resolution on a single FPGA devIce显示文摘	Szplet R Kalisz J Szymanowski R		0，，04：	1
4	Interpolating time counter with 100-ps resolution on a single FPGA device显示文摘	Szplet R Kalisz J and Szymanowski R	2000	IEEE Transactions on Instrumentation and Measurement2000，49，4：	1
5	An FPGA-integrated time-to-digital converter based on two-stage pulse shrinking 显示文摘	SZPLET R KLEPACKI K	2010	IEEE Trans Instrum Measure2010，59，6：	1
6	Interpolating time counter with 100-ps resolution on a single FPGA device 显示文摘	Szplet R Kalisz J Szymanowski R	2000	IEEE Transactions on Instrumentation and Measurement2000，49，4：	1
7	Single-chip interpolating time counter with 200-ps resolution and 43-s range显示文摘	KALISZ J SZPLET R PELKA R	1997	IEEE Transactions on Instrumentation and Measurement1997，46，4：	1
8	Field-programmable- gate-array-based time-to-digital converter with 200 -ps resolution 显示文摘	Kalisz J Szplet R Pasierbinski J	1997	Instrumentation and Measurement IEEE Transactions on1997，46，1：	1
9	Nonlinearity correction of the integrated time-to-digital converter with direct coding显示文摘	PELKA R KALISZ J and SZPLET R	1997	IEEE Transactions on Instrumentation and Measurement1997，46，2：	1
10	Nonlinearity correction of the in- tegrated time-to-digital converter with direct coding 显示文摘	Pelka R Kalisz J Szplet R	1997	IEEE Transactions on Instrumentation and Measurement1997，46，2：	1
11	Interpolating time counter with 100ps resolution on a single FPGA device显示文摘	SZPLET R KALISZ J SZYMANOWSKI R		0，，04：	1
12	Interpolating time counter with 100 ps resolution on a single FPGA device 显示文摘	Szplet R Kalisz J Szymanowski R	2000	IEEE Transactions on Instrumentation and Measurement2000，49，：	1
13	Single-chip interpolating time counter with 200-ps resolution and 43-s Range显示文摘	Kalisz J Szplet R Pelka R	1997	Transactions on Instrumentation and Measurement1997，46，4：	1
14	Fieldprogrammable-gate-array-based time-to-digital converter with 200ps resolution显示文摘	KALISZ J SZPLET R PASIERBINSKI J		0，，46：	1
15	Single-chip low-cost time counter for distance measurements with 3 cm resolution 显示文摘	KALISZ J SZPLET R PEKA R	1998	J Opt1998，29，：	1
16	Single-chip interpolating time counter with 200ps resolution and 43s range 显示文摘	KALISZ J SZPLET R PELKA R	1997	IEEE Trans Instrum Meas1997，46，：	1
17	Single-chip interpolating time counter with 200 ps resolution and 43 s range 显示文摘	Kalisz J Szplet R Pelka R	1997	Transactions on in 2 st Rumentation and Measurement1997，46，4：	1
18	Interpolating time counter with 100 ps resolution on a single FPGA device显示文摘	Szplet R Kalisz J Szymanowski R	2000	IEEE Transaction on Instrument and Measurement2000，49，4：	1
19	Interpolating Time Counter with 100 ps Resolution on a single FPGA Device 显示文摘	Szplet R Kalisz J Szymanowski R	2000	IEEE Transactions on Instrumentation and Measurement(S0018-9456)2000，49，4：	1
20	Interpolating time counter with 100 ps resolution on a single FPGA device显示文摘	Szplet R Kalisz J Szymanowski R	2000	IEEE Transactions on Instrumentation and Measurement2000，49，4：	1

返回顶部每页显示：

共2页首页上一页第1页下一页末页 /2 跳转

互联网出版许可证新出网证(渝)字10号全国400电话 - 免长途话费

用户提示