维普中文期刊产品整合服务
58篇 您的检索式:期刊名="IEEE Journal SolidState Circuits"
    题名 作者 年代 出处 被引量
1A low-power reconfigurable analog-to-digital converter显示文摘Gulati K Lee H S 2001IEEE Journal of Solidstate Circuits2001,36,12:1
2Full-speed testing of A/D converters显示文摘Doernberg Lee H S Hodges D 1984IEEE Journal of Solidstate Circuits1984,19,6:1
3CMOS active pixel image sensors for highly integrated imaging systems 显示文摘SUNETRA K M SABRINA E K RUSSELL C G 1997IEEE Journal of Solidstate Circuits1997,32,2:1
4A 167-Processor computational platform in 65 nm CMOS显示文摘TRUONG D N CHENG W H MOHSENIN T 2009SolidState Circuits IEEE Journal of2009,44,4:1
5High Q inductors for wireless applications in a complementary silicon bipolar process 显示文摘Ashby K B Koullias I A Finley W C 1996IEEE Journal of SolidState Circuits1996,31,1:1
6A 16 bit oversampling A/D conversion technology using triple integration noise shaping 显示文摘Matsuya Y Uchimura K Iwata A 1987IEEE Journal SolidState Circuits1987,22,12:1
7On chip High-Voltage Generation in MNOS Integrated Circuits Using an Improved voltage Multiplier Technique显示文摘 1976IEEE JOURNAL OF SOLIDSTATE CIRCUITS1976,,:1
8An improved frequency compensation technique for CMOS operational amplifiers显示文摘Ahuja B K 1983IEEE Journal of SolidState Circuits1983,18,6:1
9Error correction techniques for high-performance differential A/D converters显示文摘Khen-Sang Tan Sami Kiriaki Michiel De Wit 1990IEEE Journal of SolidState Circuits1990,25,6:1
10A 30 MHz CMOS voltage-controlled ring oscillator 显示文摘Anam S K Abidi A A 1990IEEE Journal of Solidstate Circuits1990,25,1:1
11A high-efficiency CMOS voltage doubler 显示文摘Favrat P Deval P Declercq M J 1998IEEE Journal of Solidstate Circuits1998,33,3:1
12An analog PLL-based clock and data recovery circuit with high input jitter tolerance显示文摘SUN S Y 1989IEEE Journal of SolidState Circuits1989,24,2:1
13Digital compatible high performance operational amplifier with rail-torail input and output ranges显示文摘Wu W C S Helms W J Kuhn J A at al 1994IEEE Journal of SolidState Circuits1994,29,1:1
14Analysis of temporal noise in CMOS photodiode active pixel sensor 显示文摘Tian H Fowler B Gamal A E 2001IEEE Journal of SolidState Circuit2001,36,1:1
15A lowpower DCVSL-like GIDL-free voltage driver for low-cost RFID nonvolatile memory显示文摘DAGAN H TEMAN A PIKHAY E 2013IEEE Journal of SolidState Circuits2013,48,6:1
16Metallization for integrated circuits using a lift-off technique显示文摘WIDMANN D W 1976IEEE Journal of SolidState Circuits1976,11,4:1
17A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capability显示文摘Larsson P 1999IEEE Journal on Solidstate Circuits1999,34,12:1
18An ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes显示文摘Naveen Verma Anantha P Chandrakasan 2007IEEE Journal of Solidstate Circuits2007,42,6:1
19A semidigital dual delay-locked loop显示文摘SIDIROPOULOS S HOROWITZ M A 1997IEEE Journal of SolidState Circuits1997,32,11:1
20A Low-Noise Low-Offset Capacitive Sensing Amplifier for a 50-μg/√Hz Monolithic CMOS MEMS Accelerometer显示文摘Jiangfeng Wu Gary K Fedder L Richnard Carley 2004IEEE Journal of SolidState Circuits2004,39,5:1
返回顶部 每页显示:
共3页 首页 上一页 第1页 下一页 末页 /3 跳转

网站首页 | 关于我们 | 联系我们 | 产品服务 | 客服中心 | 广告服务 | 版权声明 | 网站联盟 | 友情链接 | 售卡网点

版权所有© 渝B2-20050021-1 渝公网安备 50019002500403号 违法和不良信息举报中心

互联网出版许可证 新出网证(渝)字10号 全国400电话 - 免长途话费